Secure Boot Unit Formal & Low Power Verification

A leading semiconductor company engaged our verification team to perform formal verification and low-power validation for a Secure Boot Unit (SBU) within a next-generation SoC platform. The Secure Boot Unit plays a critical role in establishing the hardware root of trust, ensuring that only authenticated firmware and software are executed during system initialization.

Given the security-sensitive nature of the block and its interaction with multiple power domains, the verification process required a rigorous methodology combining formal verification techniques and low-power intent validation using UPF.

Our team developed a robust verification environment that integrated connectivity checks, assertion-based verification, and low-power formal validation to ensure the design met both functional correctness and power management requirements.

The Chalange

The Secure Boot Unit operates as a critical security component within the SoC, responsible for verifying firmware integrity and enforcing hardware security policies. The complexity of the design and its interaction with other system blocks introduced several verification challenges.

Key challenges included:

• Ensuring secure boot logic correctness using formal verification methodologies

• Validating low-power intent using UPF across multiple power domains

• Modifying existing testbench infrastructure to support formal verification flows

• Integrating connectivity checks across security and power control paths

• Developing assertion-based models to validate security conditions and protocol behavior

• Achieving complete coverage closure across connectivity and power scenarios

Additionally, the verification process needed to ensure that the Secure Boot Unit behaved correctly during power transitions, reset sequences, and security state changes.

Our Solution

To address these challenges, our verification experts implemented a structured formal verification methodology that combined assertion-based verification with low-power intent validation.

Formal Verification Framework

A comprehensive formal verification environment was built using assertion-based verification techniques to validate critical security properties and design correctness. Assertions were developed to validate protocol compliance, secure state transitions, and error conditions.

Low Power Intent Verification

UPF-based verification methodologies were implemented to validate power intent across the Secure Boot Unit. This ensured correct operation during power gating, isolation, and retention scenarios.

Testbench Enhancements

Existing simulation environments were enhanced with formal verification capabilities, allowing the verification team to integrate connectivity checks and automated assertion monitoring.

Connectivity Verification

Connectivity checks were implemented to validate signal integrity across security control paths and power management interfaces, ensuring reliable communication between the Secure Boot Unit and other system components.

Coverage Closure

Formal verification coverage metrics were monitored to ensure all security conditions, connectivity scenarios, and power state transitions were validated effectively.

The Results

• Successful formal verification of secure boot logic
• Complete UPF-based low-power intent validation
• Integration of connectivity checks and assertion-based verification

• Improved design reliability through formal property validation
• SDK delivered for native platforms, enabling Virtual & Live agent communications across multiple mobile platforms

Technology Used

Formal Verification
SystemVerilog Assertions (SVA)
UPF (Unified Power Format)
Connectivity Verification
Low Power Intent Validation
Coverage Analysis Tools
Industry-standard EDA Verification Platforms

Ready to reduce your technology cost?